I. INTRODUCTION
As the speed and clock frequency of very large scale integration (VLSI) circuits dramatically increases, interconnect lines play a pivotal role in the determination of circuit performance. Next generation VLSI logic gates are expected to switch in less than 100 ps [1] , [2] . In such circuits, the inductances of interconnect lines have a significant effect on the circuits' transient characteristics. Since the signal integrity of circuits cannot be guaranteed without taking inductive effects into account, accurate timing models for the RLC interconnect line become essential.
Signal timing due to the integrated circuit interconnect lines is strongly correlated with layout configurations and the circuit switching conditions, i.e., line length, coupling effects, current return paths, and termination conditions. In practice, since the generic interconnect system is intractably complicated, many simplified timing-verification modeling techniques within a tolerable accuracy have been developed for complicated interconnect networks [3] - [37] . In particular, since the RC-like transmission lines can be much more efficiently modeled than the LC-like transmission lines [9] , [10] , [27] , [28] , many RC interconnect line models have been suggested by neglecting the inductance [3] - [8] . However, they may not be accurate enough for the timing verification of current high-speed VLSI circuits (see Figs. 6 and 7) . Therefore, the wiring rules for RLC interconnect networks have been extensively studied [9] , [10] . Further, many RLC transmission Manuscript received March 9, 2001 ; revised November 9, 2001 . This work was supported in part by the Center for Electronic Packaging Material, Korea Science and Engineering Foundation. This paper was recommended by Associate Editor K. Mayaram.
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Publisher Item Identifier S 0278-0070(02) 04704-8. line analysis techniques have been developed [11] , [13] , [14] , [26] . However, an improvement in their computation time and a closed form modeling within a tolerable accuracy are needed. Assuming low line inductance, the frequency-domain transfer function can be approximated with a finite number of poles, thereby the time-domain response can be efficiently estimated [18] , [21] , [29] - [34] . However, this does not apply for the case of the LC time-constant-dominant RLC interconnect (moderate Q) circuits. It is well known that, in future high-speed VLSI circuits, the inductance cannot be considered to be negligible [27] , [35] . This can be seen in previous experimental work [35] . In fact, it is inherently very difficult to find a closed-form timing model for LC-like RLC interconnect lines since the response cannot be accurately represented with a few dominant poles in the frequency domain. In order to efficiently model the timing for LC-dominant high-speed VLSI circuits, many RLC interconnect line timing-models and analysis techniques have been developed [29] - [37] . In literature [34] , [36] , analytic delay models for the RLC interconnect line have been proposed. However, they require many empirical fitting parameters. Therefore, the technique requires many simulations in order to create a database for the parameter extraction. In addition, if the inductance effects become more pronounced, the empirical model inaccuracy can become significant. Recently, using a modified Bessel function, analytical time-domain waveform expression was rigorously derived [37] . However, this may be mathematically too complicated to directly obtain the analytic timing models.
The limitations mentioned above may be considered to be inherent with the inductive effects of IC interconnects. Physically, induced magnetic flux can momentarily block the charge transport on the line, followed by an abrupt potential change. From the circuit point of view, this means the system has many high-frequency eigenvalues (i.e., system poles). Thus, if the inductive effects are pronounced (i.e., if the ratio of L and R is significant) in a transmission system, it can be very difficult to model an accurate time-domain response even with more than three poles. In this work, the aforementioned physical phenomena are characterized by exploiting the traveling waves in the time domain. A voltage signal is decomposed into the incident wave and reflected wave (they are both present in distributed transmission lines). The steady-state incident waves are determined by using a three-pole approximation technique. The reflected waves are estimated from the discontinuity reflection coefficient. The time-domain response is mathematically represented at a physical point by the sum of the traveling waves. This enables the derivation of new accurate analytic signal delay models of RLC interconnect lines with no parameter fitting. The delay models provide a means of very physical modeling as well as accurate signal integrity verification for high-speed VLSI circuits. However, it is worthy to note that similar approaches such as waveform relaxation techniques have been reported over the last three decades [11] - [17] . While they concentrate on SPICE-like highly accurate numerical simulation that include nonlinear drivers and loads, the work reported here focuses on a fast and efficient wave-shape modeling technique that uses simplified linear models of the load termination. Furthermore, realistic on-chip interconnect networks are not simply composed of a single line, but rather are composed of nonuniform and multiple-coupled lines with multiple layers. The technique may be successfully employed for such realistic layouts if decoupling of such networks is performed [26] .
The proposed technique and models are verified by varying transmission circuit model parameters such as source resistance, load impedance, and transmission line parameters. The results show excellent agreement with HSPICE simulation results that can be achieved approximately within 5% error for a 50% delay calculation. Near (2n 0 1)t f (where the reflection count n = 1; 2; 3; . . .), the output waveform (v o (t)) of the circuit in Fig. 1 is changed abruptly due to the discontinuity (i.e., Z o 6 = Z L ). This clearly implies the system has high-frequency eigenvalues (i.e., poles). Note, the eigenvalues are associated with the system energy spectrum. Thus, the time-domain signal should include low-frequency eigenvalues as well as high-frequency eigenvalues. In general, a stable system (such as VLSI interconnect) has a relatively large portion of low-frequency energy while it has a small portion of high-frequency energy. Therefore, the steady-state signal can be modeled with two or three low-frequency poles. In contrast, the fast-varying transients cannot be modeled accurately without including high-frequency poles. A simple criteria to distinguish between RC-and LC-behavior of an interconnect line with line parameters, R line , L line , and C line is as follows [9] , [27] :
where t r and`are the transient time of the input signal and line length, respectively. If an interconnect line satisfies (1), the line exhibits an LC-like behavior (long low-resistive global interconnects); otherwise, it exhibits an RC-like behavior (short local interconnects).
Note, a traveling wave with reflections (consider a wave of decreasing pulses passing a point) experiences a fast-time-varying transient state at (2n 0 1)t 0 f < t < (2n 0 1)t + f . The variable t f denotes the flight delay of the wave. The superscripts, "0" and "+," denote "right before" and "right after," respectively. The voltage (vo(t) approaches a steady-state value after the reflection at t = (2n 0 1)t + f until the next load reflection, which occurs at t = (2n + 1)t f . Right before the reflections, the output signals, vo(t = (2n + 1)t 0 f ), are approximately equal to the steady-state-system response. These values can be well represented by using low-frequency poles. Therefore, for VLSI interconnects, the steady-state wave can be estimated by using a three-pole approximation technique. Although the two-pole approximation may be accurate enough for a capacitance-dominated system, it is really not sufficient for an RLC transmission line with moderate inductance.
In this paper, the steady-state traveling waves are determined in the frequency-domain with a three-pole approximation technique. Then, the fast-varying transients are determined by the time-domain traveling waves. In addition, from the traveling waves, the complete analytical time-domain waveshape is determined at the load. Signal delay models are derived from the time-domain waveform expressions. The next section presents a detailed time-domain waveform calculation method.
III. WAVEFORM APPROXIMATION WITH TRAVELING WAVES
As an interconnect line length becomes comparable to the signal wavelength, the interconnect line is regarded to be modeled as a transmission line system. In the frequency domain, the transfer function H(s) of the interconnect structure shown in Fig. 2 is given by [34] , [39] H where Vin(s) is an input step function. It is a formidable problem to directly determine the closed form of the time-domain response of (3). Therefore, approximation techniques are employed to determine the signal transient characteristics.
A capacitively dominated RLC line has an RC-like response that is readily approximated by using two-dominant or three-dominant poles as shown in Fig. 3 . However, in the inductively dominated RLC system as shown in Fig. 4 , the time-domain response cannot be accurately modeled with three or more poles since the response waveform experiences abrupt change during the transition. The voltage signal is better physically represented using traveling wave concepts. The traveling wave more precisely matches the physical characteristics of the distributed circuit and better models the inductive effects of the transmission line. A traveling wave is launched from the source at time t = 0. Just before the first incident wave arrives at the load, the time of the flight of a wave (t f ) is given by t 0 f p L line C line . Here L line is the 
and this is a relatively very short time interval. Physically, denotes the time difference between the flight time of the pure (unloaded) line and that of the line including the loading effect. It is assumed that the signal will reach the load at roughly (2n01)t fo 0 and the reflection is completed at (2n 01)t fo + . Furthermore, assuming both the t 0 f0 and t + f0 is at a time just near t = t f0 , they are t 0 f < t 0 f0 < t f0 < t + f0 < t + f .
Until t = t 0 f , there exists no reflection due to the load discontinuity. In contrast, at t = t + f , the signal definitely experiences an abrupt change due to the load discontinuity. Thus, the response v o ((2n 0 1)t f0 ) is approximately given by vo((2n 0 1)t 0 f0 ) without the load discontinuity. The incident wave at t = (2n 0 1)t f0 can be estimated with the three-pole approximation technique. The waveform experiences an abrupt change (via reflection) due to an impedance mismatch at the discontinuity when t = (2n 0 1)t f0 . After the reflection occurs t = (2n 0 1)t + fo , the voltage becomes
where v int and v ref are the incident wave and reflected wave, respectively. Since vo(t) prior to t = (2n01)t fo is modeled with a three-pole approximation, the system function can be represented with three poles as 
The system poles can be determined by solving the denominator of (6) as the general form of a third-order equation s 3 + ps 2 + qs + r = 0 (see Appendix-A for the solution of the equation). Thus, the unit-step response of the system with three poles (v 03 (t)) can be determined analytically as follows. In reality, this results in a very small kink in the voltage waveform which may not be observed in many cases due to the very short time interval. Thus, the effect can be neglected. In contrast, the load impedance can be modeled as quasiopen except for the time interval, (2n 0 1)t 0 f0 < t < (2n 0 1)t + f0 . That is, the load impedance after the reflection is given by Z L t > t + f0 1: (11) That implies the reflection coefficient is 0 L 1 near t = t f0 . Thus, the voltage near the t f0 can be represented by 14) vo(t f0 ) vo3(t f0 ); (15) vo t + f 2vo3(t f0 ): (16) Note that the voltage signals in higher order reflections (n > 1) can also be determined from the three-pole approximation technique as v o ((2n 0 1)t f0 ) v o3 ((2n 0 1)t f0 ) (17) where n is a positive integer. Furthermore, since the wave charges or discharges along the interconnect line in the time interval between (2n 0 1)t f0 + and (2n + 1)t f0 0 , the waveform can be modeled at this time with the modified RC-like approximation technique. The time constant for charging or discharging can be approximated by using the effective RC time constant (including CL) of the system. The charging or discharging time constant can be reasonably approximated as R line (C line + C L ). The modified RC approximation technique is described in greater detail in Appendix-B.
In summary, the output voltage function (v 0 (t)) is approximately represented as follows. During the time interval, (2n 0 1)t f0 01 (t 0 (2n 0 1)t f0 ) + v03((2n 0 1)t fo ) 1 u(t 0 2(n 0 1)t f0 0 t 0 f ) 0 u(t 0 2nt f0 + t 0 f ) (18) and during the time interval, (2n01)t f0 + t (2n+1)t f0 0, the waveforms are approximated by using the modified RC-like approximation technique as follows: 
where v 03 (t < t 0 f ) and w n are given in (20) and (21) at the bottom of the page.
IV. MODEL VERIFICATION AND DISCUSSIONS
The signal delay of the system can be approximated from (18) (for t r 50% delay). In order to verify (22) and (23), the test pattern of Fig. 1(a) is modeled. The interconnect transmission line parameters are determined by varying the layout variable w (metal width). The wide. The three-pole approximation is better than the two-pole approximation. metal sheet resistance is assumed to be 14.4 m/square. The interconnect line parameters are determined by using a commercial field-solver. The parameters for the various test cases are summarized in Table I . Then, varying the source resistances and load capacitances, the traveling-wave-based vo (t) and HSPICE-simulation-based vo(t) are compared.
If an RC time constant is much larger than L=R time constant, the inductance effect is not considered dominant as shown in Fig. 5 . In this case, the conventional three-pole approximation technique may be accepted because the abrupt signal change is suppressed. However, the greater the L=R time constant, the greater the deviation from the actual response. It can be more clearly shown in next two cases (see Figs. 6 and 7). That is, as shown in Fig. 6 , even if both RC and L=R time constants are comparable with each other, the three-pole approximation shows large deviation from the actual system response. In contrast, the proposed traveling-wave-based technique shows excellent agreement with the HSPICE simulation (500 segment circuit model). That is, the proposed technique can accurately model the actual waveform. When the inductance effect is really significant, the circuit oscillates, as shown in Fig. 7 . Note, even in the presence of significant inductance Unlike the finite pole approximation technique, the proposed technique shows excellent agreement with HSPICE simulation result using the distributed circuit model. effect, the circuit timing can be accurately estimated. The signal delays for the various load capacitances and source resistance are shown in Fig. 8 . The traveling-wave-based delay models have excellent agreements with HSPICE simulation results while the conventional threepole-approximation-based technique does not agree with the HSPICE results. The 50% delay times using (22) has excellent agreement approximately within 5% error as shown in Fig. 8 . The 90% delay time using (23) has approximately 10% error.
V. CONCLUSION
A new traveling-wave-based waveform approximation technique is presented. Except for special case RC lines, finite-pole approximation techniques cannot accurately determine the general RLC interconnect line responses. In this paper, a new traveling-wave-based waveform approximation technique is introduced for finding the time-domain response of general inductance-dominant RLC interconnect lines. The steady-state traveling waves were determined with a three-pole approximation technique for the transmission line system function and the abrupt signal variations were determined by using the traveling wave concepts. Since the technique accurately models the time-domain response, the signal delay models of general inductance-dominant RLC lines were developed in an analytical manner by using the technique. The delay models were tested with varying circuit model parameters. Since the results showed excellent agreement with 500-segment-based HSPICE simulation results approximately within 5% error in the 50% delays, the technique can be usefully employed for the signal timing verification of today's high-speed VLSI circuits.
APPENDIX

A. Solution of the Third-Order Equation
The system poles can be determined by solving the denominator of (6) as the general form of the third-order equation 
Since the roots of (A3), x1, x2, and x3 can be found as 
the system poles of (6) where RC is the time constant. However, in the RLC interconnect line, the inductance has a substantial effect on the risetime of the function. Thus, the waveform is modified as follows: 
Thus, plugging these two points into (B2), the t d and w n can be obtained as C. Derivation of (18) At every (2n 0 1)th reflection, the waveshape can be linearly approximated in the time interval of 
The interval can be represented as (18) can be obtained.
